Page locked

This page is currently locked for editing by another user. You have to wait until this user finishes editing or the lock expires.

Currently locked by: 216.73.216.126
Lock expires at: 2025/08/29 04:29 (3 min)

This page is read only. You can view the source, but not change it. Ask your administrator if you think this is wrong.

===== Frequently Asked Questions =====
==== Does RVX include RTL simulation or FPGA prototyping capabilities? ====
Yes, it is supported.\\
However, the tools themselves must be purchased from the respective vendors,\\
as we are unable to provide them.
==== Can I easily build an SoC with just the RVX tool, even without prior knowledge of SoC design? ====
No, RVX is intended to support users who are already familiar with SoC development.\\
The required knowledge must be obtained through other courses or learning resources.
==== How can I fabricate an actual chip using RVX? ====
RVX includes all RTL components necessary for SoC design, including the top-level module.\\
However, elements related to the semiconductor process are provided as black boxes.\\
Therefore, to fabricate an actual chip,\\
you must replace these black-box components with those supplied by a contracted design house.
==== Is it possible to fabricate a chip in a university research lab?====
It is almost impossible.\\
Unlike a small IP block that a university lab might submit via MPW,\\
an RVX-generated SoC is significantly larger and more complex.\\
It requires the expertise of a design house and substantial funding,\\
making it impractical for most university labs.